Forward Citations = 133

Loading Chart...

3 inventors (with patents filed for the assignee):

Bidyut Parruck (3 out of 16 patents)

Joseph Nguyen (3 out of 9 patents)

Chulanur Ramakrishnan (3 out of 14 patents)

3 patents: Sort by Forward Citations

1. 6810039 - PROCESSOR-BASED ARCHITECTURE FOR FACILITATING INTEGRATED DATA TRANSFER BETWEEN BOTH ATM AND PACKET TRAFFIC WITH A PACKET BUS OR PACKET LINK, INCLUDING BIDIRECTIONAL ATM-TO-PACKET FUNCTIONALLY FOR ATM TRAFFIC (2004-10-26),

2. 6751224 - Integrated ATM/packet segmentation-and-reassembly engine for handling both packet and ATM input data and for outputting both ATM and packet data (2004-06-15),

3. 6751214 - Methods and apparatus for dynamically allocating bandwidth between ATM cells and packets (2004-06-15),

Company Badge

USPTO Data Jan 1 1976 - Oct 13 2026

3 Patents

#614 in Sunnyvale, CA

#16,858 in California

#73,860 in US

Sunnyvale, CA, United States of America

Azanda Network Devices, Inc.

Forward Citations = 133

3 inventors:

Bidyut Parruck (3 out of 16 patents)

Joseph Nguyen (3 out of 9 patents)

Chulanur Ramakrishnan (3 out of 14 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Azanda Network Devices, Inc.. Retrieved from https://idiyas.com/company/azanda-network-devices

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]