The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 8418098 B1

PDF
Full Text
Expired
Date of Patent:
Apr. 09, 2013

Filed:

Mar. 24, 2008
Applicants:

Chi-heng Huang, Hsin-Chu, TW;

Gary Lin, Zhunan Town, TW;

Chu-fu Chen, Zhubei, TW;

Yi-kan Cheng, Taipei, TW;

Fu-lung Hsueh, Kaohsiung, TW;

Inventors:

Chi-Heng Huang, Hsin-Chu, TW;

Gary Lin, Zhunan Town, TW;

Chu-Fu Chen, Zhubei, TW;

Yi-Kan Cheng, Taipei, TW;

Fu-Lung Hsueh, Kaohsiung, TW;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 17/50 (2006.01); H03K 5/22 (2006.01);
U.S. Cl.
CPC ...
Abstract

A verification system for verifying an integrated circuit design is provided. The verification system includes a functional block finding module configured to identify potential sensitive circuits in the integrated circuit design; and a search module. The search module is configured to find sensitive circuits from the potential sensitive circuits; and verify the sensitive circuits.


Find Patent Forward Citations

Huang, Chi-Heng. (2013). Advisory system for verifying sensitive circuits in chip-design (U.S. Patent No. 8418098). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/8418098

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…