The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Aug. 14, 2012

Filed:

Jun. 08, 2010
Applicants:

Hiroyuki Arie, Kanagawa, JP;

Nobuaki Umemura, Kanagawa, JP;

Nobuyoshi Hattori, Kanagawa, JP;

Nobuto Nakanishi, Kanagawa, JP;

Kimio Hara, Kanagawa, JP;

Kyoya Nitta, Kanagawa, JP;

Makoto Ishikawa, Kanagawa, JP;

Inventors:

Hiroyuki Arie, Kanagawa, JP;

Nobuaki Umemura, Kanagawa, JP;

Nobuyoshi Hattori, Kanagawa, JP;

Nobuto Nakanishi, Kanagawa, JP;

Kimio Hara, Kanagawa, JP;

Kyoya Nitta, Kanagawa, JP;

Makoto Ishikawa, Kanagawa, JP;

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 23/48 (2006.01);
U.S. Cl.
CPC ...
Abstract

In a semiconductor device having an LDMOSFET, a source electrode is at the back surface thereof. Therefore, to reduce electric resistance between a source contact region in the top surface and the source electrode at the back surface, a poly-silicon buried plug is provided which extends from the upper surface into a P-type substrate through a P-type epitaxial layer, and is heavily doped with boron. Dislocation occurs in a mono-crystalline silicon region around the poly-silicon buried plug to induce a leakage failure. The semiconductor device has a silicon-based plug extending through the boundary surface between first and second semiconductor layers having different impurity concentrations. At least the inside of the plug is a poly-crystalline region. Of the surface of the poly-crystalline region, the portions located on both sides of the foregoing boundary surface in adjacent relation thereto are each covered with a solid-phase epitaxial region.


Find Patent Forward Citations

Loading…