The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 7078240 B1

PDF
Full Text
Expired
Date of Patent:
Jul. 18, 2006

Filed:

Jan. 20, 2004
Applicants:

Jian LI, Sunnyvale, CA (US);

Xiao-chun Mu, Saratogo, CA (US);

Inventors:

Jian Li, Sunnyvale, CA (US);

Xiao-Chun Mu, Saratogo, CA (US);

Assignee:

Intel Corporation, Santa Clara, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 21/00 (2006.01); H01L 51/40 (2006.01); H01L 21/20 (2006.01);
U.S. Cl.
CPC ...
Abstract

A polymer memory device include two organic adhesion layers that facilitate an integral package comprising a lower and an upper electrode and the ferroelectric polymer memory structure. The ferroelectric polymer memory structure includes crystalline ferroelectric polymer layers such as single and co-polymer compositions. The structure includes spin-on and/or Langmuir-Blodgett deposited compositions. A memory system allows the polymer memory device to interface with various existing hosts.


Find Patent Forward Citations

Li, Jian. (2006). Reliable adhesion layer interface structure for polymer memory electrode and method of making same (U.S. Patent No. 7078240). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/7078240

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…