The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 6784682 B1

PDF
Full Text
Expired
Date of Patent:
Aug. 31, 2004

Filed:

Mar. 28, 2002
Applicant:
Inventors:

Tien-Chun Yang, San Jose, CA (US);

Nian Yang, San Jose, CA (US);

Hyeon-Seag Kim, San Jose, CA (US);

Assignee:

Advanced Micro Devices, Inc., Sunnyvale, CA (US);

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G01R 3/126 ;
U.S. Cl.
CPC ...
G01R 3/126 ;
Abstract

A method and apparatus for testing semiconductors comprising shallow trench isolation (STI) edge structures. An edge intensive shallow trench isolation structure ( ) is coupled to a voltage source ( ) and a current profile is recorded. A planar structure ( ) on the same wafer is coupled to a voltage source and a current profile is recorded. A comparison of current profiles obtained for the two types of structures may indicate the presence and/or extent of STI corner effects. More specifically, a steeper slope for a normalized current versus time plot for an STI edge intensive structure ( ) compared to a slope of a normalized plot of a planar structure ( ) is indicative of an increased rate of electron trapping in STI corners, which may indicate that the STI corners are too thin. In this novel manner, STI corner thickness is observed in a non-destructive, electrical test process, resulting in higher quality and greater reliability of semiconductors using STI processes.


Find Patent Forward Citations

Yang, Tien-Chun. (2004). Method of detecting shallow trench isolation corner thinning by electrical trapping (U.S. Patent No. 6784682). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/6784682

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…