Method and apparatus for storing a validation number in a field-programmable gate array

Abstract

An apparatus including a field-programmable gate array (FPGA) where the FPGA includes a plurality of X signal lines, a plurality of Y signal lines, and a plurality of memory cells. A first set of the memory cells are used to implement programmable interconnections between the X and Y signal lines and logic functions such as are implemented by configurable functional blocks, and a second set of the memory cells are not used to implement programmable interconnections between the X and Y signal lines or logic functions. Configuration data that is used to implement a specific configuration of the programmable interconnections between the X and Y signal lines and the logic function is stored in the first set of memory cells, and at least a portion of a validation number is stored in at least some of the second set of memory cells. A method of configuring an FPGA includes storing configuration data used for configuring programmable interconnections among a plurality of X and Y signal lines and other logic functions in memory cells in the FPGA used for implementing the programmable interconnections and logic functions, and storing bits of data that form at least a portion of a validation number in memory cells in the FPGA that are not used for implementing the programmable interconnections or logic functions.