The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Nov. 14, 2000
Filed:
Dec. 09, 1998
Taiwan Semiconductor Manufacturing Corp., Hsinchu, TW;
Abstract
A method for forming a bottom storage node of a capacitor for a DRAM memory cell on a substrate is disclosed. The method comprises the steps of: forming a first oxide layer onto the substrate; forming a conductive contact plug in the first oxide layer, the contact plug extending down to the substrate; forming a second oxide layer over the first oxide layer and the contact plug; forming a silicon nitride layer over the second oxide layer; patterning and etching the silicon nitride layer and the second oxide layer to form a trench over the contact plug; forming a layer of rugged insitu doped polysilicon layer over the silicon nitride layer and along the walls and bottom of the trench; depositing a photoresist layer over the rugged insitu doped polysilicon layer and filling the trench; performing a first reactive ion etching step until the rugged insitu doped polysilicon layer lying on the silicon nitride layer is reached; performing a second reactive ion etching step until the rugged insitu doped polysilicon layer lying on the silicon nitride layer is removed, the second reactive ion etching step formulated to remove the rugged insitu doped polysilicon layer faster than the photoresist layer; and performing a chemical dry etching step to smooth out the sharp corners of the rugged polysilicon layer.