The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Nov. 10, 2026

Filed:

Feb. 20, 2024
Applicant:

Silicon Storage Technology, Inc., San Jose, CA (US);

Inventors:

Jinho Kim, San Jose, CA (US);

Xian Liu, Sunnyvale, CA (US);

Nhan Do, Saratoga, CA (US);

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H10B 41/27 (2023.01); H10D 30/01 (2025.01); H10D 30/68 (2025.01);
U.S. Cl.
CPC ...
H10B 41/27 (2023.02); H10D 30/0411 (2025.01); H10D 30/68 (2025.01); H10D 30/6891 (2025.01);
Abstract

A method of forming a semiconductor device by providing a substrate having bulk silicon, an insulation layer over the bulk silicon, and a silicon layer over the insulation layer. The silicon and insulation layers are removed from first and second areas, while maintained in a third area. A memory cell is formed in the first area having a floating gate over a first portion of a memory cell channel region and a control gate over a second portion of the memory cell channel region. A transistor device is formed in the second area having a transistor gate over a transistor channel region. A logic device is formed in the third area having a logic device gate over a logic device channel region. The memory cell channel region and the transistor channel region are disposed in the bulk silicon. The logic device channel region is disposed in the silicon layer.


Find Patent Forward Citations

Quick Actions:

Kim, Jinho. (2026). Method of making memory cells, transistor devices and logic devices on silicon-on-insulator substrate (U.S. Patent No. 12795909). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/12795909

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…