The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Nov. 03, 2026

Filed:

Nov. 08, 2024
Applicant:

Ememory Technology Inc., Hsin-Chu, TW;

Inventors:

Chien-Han Wu, Hsinchu County, TW;

Chun-Hung Lin, Hsinchu County, TW;

Assignee:

EMEMORY TECHNOLOGY INC., Hsin-Chu, TW;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H10B 41/60 (2023.01); G11C 16/16 (2006.01); G11C 16/26 (2006.01); G11C 16/30 (2006.01); G11C 16/34 (2006.01); H03K 19/0185 (2006.01); H10B 41/35 (2023.01); H10D 30/68 (2025.01); G11C 5/14 (2006.01);
U.S. Cl.
CPC ...
H10B 41/60 (2023.02); G11C 16/16 (2013.01); G11C 16/26 (2013.01); G11C 16/30 (2013.01); G11C 16/3459 (2013.01); H03K 19/018521 (2013.01); H10B 41/35 (2023.02); H10D 30/685 (2025.01); H10D 30/6892 (2025.01); G11C 5/145 (2013.01);
Abstract

A level shifter includes a first load circuit, a second load circuit, a BJT transistor, a first MOSFET transistor and a NOT gate. A first terminal of the first load circuit receives the second supply voltage. A first terminal of the second load circuit receives the input signal. A collector of the BJT transistor is connected with a second terminal of the first load circuit. A base of the BJT transistor is connected with a second terminal of the second load circuit. A drain terminal of the first MOSFET transistor is connected with an emitter of the BJT transistor. A source terminal of the first MOSFET transistor receives a ground voltage. A gate terminal of the first MOSFET transistor receives the input signal. An input terminal of the NOT gate is connected with the first load circuit. An output terminal of the NOT gate generates an output signal.


Find Patent Forward Citations

Quick Actions:

Wu, Chien-Han. (2026). Level shifter (U.S. Patent No. 12787277). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/12787277

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…