The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Oct. 06, 2026

Filed:

Apr. 26, 2022
Applicant:

Intel Corporation, Santa Clara, CA (US);

Inventors:

Yu-Lin Chao, Portland, OR (US);

Clifford Lu Ong, Portland, OR (US);

Dmitri E. Nikonov, Beaverton, OR (US);

Ian A. Young, Portland, OR (US);

Eric A. Karl, Portland, OR (US);

Assignee:

Intel Corporation, Santa Clara, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 7/544 (2006.01); G06F 7/50 (2006.01); G06F 7/523 (2006.01); H03M 1/22 (2006.01);
U.S. Cl.
CPC ...
G06F 7/5443 (2013.01); G06F 7/50 (2013.01); G06F 7/523 (2013.01); H03M 1/22 (2013.01);
Abstract

An analog multiplication circuit includes switched capacitors to multiply digital operands in an analog representation and output a digital result with an analog-to-digital convertor. The capacitors are arranged with a capacitance according to the respective value of the digital bit inputs. To perform the multiplication, the capacitors are selectively charged according to the first operand of the multiplication. The capacitors are then connected to a common interconnect for charge sharing across the capacitors, averaging the charge according to the charge determined by the first operand. The capacitor are then maintained or discharged according to a second operand, such that the remaining charge represents a number of 'copies' of the averaged charge. The capacitors are then averaged and output for conversion by an analog-to-digital convertor. This circuit may be repeated to construct a multiply-and-accumulate circuit by combining charges from several such multiplication circuits.


Find Patent Forward Citations

Loading…