The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jun. 16, 2026

Filed:

Jul. 30, 2021
Applicant:

The Board of Trustees of the University of Illinois, Urbana, IL (US);

Inventors:

Kyekyoon Kim, Champaign, IL (US);

Palash Sarker, Dallas, TX (US);

Frank P. Kelly, Champaign, IL (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H10D 8/50 (2025.01); H01L 21/02 (2006.01); H01L 21/033 (2006.01); H10D 8/60 (2025.01); H10D 62/10 (2025.01); H10D 62/85 (2025.01);
U.S. Cl.
CPC ...
H10D 8/50 (2025.01); H01L 21/02639 (2013.01); H01L 21/0332 (2013.01); H10D 8/60 (2025.01); H10D 62/105 (2025.01); H10D 62/8503 (2025.01);
Abstract

A method of fabricating a power semiconductor device includes forming a bi layer mask on a semiconductor substrate, where the bilayer mask comprises a first dielectric layer on the semiconductor substrate and a second dielectric layer on the first dielectric layer. The first and second dielectric layers are through-etched to define an exposed portion of the semiconductor substrate. The first dielectric layer is selectively etched to form an undercut region of the bi layer mask. A crystalline semiconductor material is epitaxially grown on the exposed portion of the semiconductor substrate, and a polycrystalline semiconductor material is deposited on the second dielectric layer of the bilayer mask. After the epitaxial growth, the bilayer mask and the polycrystalline semiconductor material are removed from the semiconductor substrate, leaving behind a mesa comprising the crystalline semiconductor material on the semiconductor substrate. Advantageously, a sidewall of the mesa is substantially smooth and/or defect-free.


Find Patent Forward Citations

Loading…