logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 12501842 B1

PDFFull Text
Date of Patent:
Dec. 16, 2025

Filed:

Jul. 26, 2022

Non-volatile memory device and manufacturing technology

Applicant:

Taiwan Semiconductor Manufacturing Company, Ltd., Hsin-Chu, TW;

Inventors:

Chern-Yow Hsu, Chu-Bei, TW;

Chung-Chiang Min, Zhubei, TW;

Shih-Chang Liu, Alian Township, TW;

Assignee:

Taiwan Semiconductor Manufacturing Company, Ltd., Hsinchu, TW;

Attorney:

Eschweiler & Potashnik, LLC

Primary Examiner:

Shaun M Campbell

Int. Cl.
CPC ...
H10N 70/00 (2023.01); H10B 61/00 (2023.01); H10B 63/00 (2023.01); H10N 50/01 (2023.01); H10N 50/80 (2023.01); H10N 70/20 (2023.01);
U.S. Cl.
CPC ...
H10N 70/063 (2023.02); H10B 61/22 (2023.02); H10B 63/30 (2023.02); H10N 50/01 (2023.02); H10N 50/80 (2023.02); H10N 70/24 (2023.02); H10N 70/826 (2023.02); H10N 70/841 (2023.02);
Abstract

A memory device with hard mask insulator and its manufacturing methods are provided. In some embodiments, the memory device includes a memory cell stack disposed over a substrate. The memory cell stack includes a bottom electrode layer, a resistance switching dielectric layer over the bottom electrode layer, and a top electrode layer over the resistance switching dielectric layer. A first insulating layer is disposed over the top electrode layer, and a first metal hard masking layer disposed over the first insulating layer.

Find Patent Forward Citations

Quick Actions:

Hsu, Chern-Yow. (2025). Non-volatile memory device and manufacturing technology (U.S. Patent No. 12501842). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/12501842

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…