logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 11727979 B1

PDFFull Text
Date of Patent:
Aug. 15, 2023

Filed:

Jul. 07, 2021

Methods of reducing clock domain crossing timing violations, and related devices and systems

Applicant:

Micron Technology, Inc., Boise, ID (US);

Inventors:

Kallol Mazumder, Boise, ID (US);

Navya Sri Sreeram, Boise, ID (US);

William C. Waldrop, Boise, ID (US);

Vijayakrishna J. Vankayala, Allen, TX (US);

Assignee:

Micron Technology, Inc., Boise, ID (US);

Attorney:

TraskBritt

Primary Examiner:

Mushfique Siddique

Int. Cl.
CPC ...
G11C 7/22 (2006.01); G11C 11/4076 (2006.01); G11C 11/4096 (2006.01); G06F 3/06 (2006.01); G11C 7/10 (2006.01);
U.S. Cl.
CPC ...
G11C 11/4076 (2013.01); G06F 3/0604 (2013.01); G06F 3/0659 (2013.01); G06F 3/0679 (2013.01); G11C 7/1093 (2013.01); G11C 7/222 (2013.01); G11C 11/4096 (2013.01); G11C 2207/2254 (2013.01);
Abstract

Methods of operating a memory device are disclosed. A method may include asserting, at a semiconductor device, an internal signal in response to receipt of a command. The method may also include holding the internal signal in an asserted state for at least a predetermined time duration upon assertion of the internal signal. Further, the method may include generating an enable signal based on the internal signal and a clock signal. Associated devices and systems are also disclosed.

Find Patent Forward Citations

Mazumder, Kallol. (2023). Methods of reducing clock domain crossing timing violations, and related devices and systems (U.S. Patent No. 11727979). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/11727979

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…