logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 10810346 B1

PDFFull Text
Date of Patent:
Oct. 20, 2020

Filed:

Jun. 03, 2019

Static voltage drop (sir) violation prediction systems and methods

Applicant:

Taiwan Semiconductor Manufacturing Co., Ltd., Hsinchu, TW;

Inventors:

Yi-Lin Chuang, Taipei, TW;

Henry Lin, Hsinchu, TW;

Szu-Ju Huang, Hsin-pu Town, TW;

Yin-An Chen, Hsinchu, TW;

Amos Hong, Hsinchu, TW;

Assignee:

Taiwan Semiconductor Manufacturing Co., Ltd., Hsinchu, TW;

Attorney:

Seed Intellectual Property Law Group LLP

Primary Examiner:

Phallaka Kik

Int. Cl.
CPC ...
G06F 17/50 (2006.01); G06N 20/00 (2019.01); G06N 5/04 (2006.01); G06F 30/398 (2020.01); G06F 30/327 (2020.01); G06F 30/394 (2020.01); G06F 119/12 (2020.01); G06F 30/3315 (2020.01); G06F 30/396 (2020.01);
U.S. Cl.
CPC ...
G06F 30/398 (2020.01); G06F 30/327 (2020.01); G06F 30/394 (2020.01); G06N 5/04 (2013.01); G06N 20/00 (2019.01); G06F 30/3315 (2020.01); G06F 30/396 (2020.01); G06F 2119/12 (2020.01);
Abstract

Systems and methods are provided for predicting static voltage (SIR) drop violations in a clock-tree synthesis (CTS) layout before routing is performed on the CTS layout. A static voltage (SIR) drop violation prediction system includes SIR drop violation prediction circuitry. The SIR drop violation prediction circuitry receives CTS data associated with a CTS layout. The SIR drop violation prediction circuitry inspects the CTS layout data associated with the CTS layout, and the CTS layout data may include data associated with a plurality of regions of the CTS layout, which may be inspected on a region-by-region basis. The SIR drop violation prediction circuitry predicts whether one or more SIR drop violations would be present in the CTS layout due to a subsequent routing of the CTS layout.

Find Patent Forward Citations

Chuang, Yi-Lin. (2020). Static voltage drop (sir) violation prediction systems and methods (U.S. Patent No. 10810346). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/10810346

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…