logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 10783293 B1

PDFFull Text
Date of Patent:
Sep. 22, 2020

Filed:

Sep. 17, 2018

Circuit design system, checking method, and non-transitory computer readable medium thereof

Applicant:

Realtek Semiconductor Corporation, Hsinchu, TW;

Inventors:

Shu-Yi Kao, Zhubei, TW;

Yu-Lan Lo, Jhubei, TW;

Meng-Jung Lee, Taoyuan, TW;

Yun-Jing Lin, Yilan, TW;

Assignee:

REALTEK SEMICONDUCTOR CORPORATION, Hsinchu, TW;

Attorneys:

Locke Lord LLP

Tim Tingkang Xia, Esq.

Primary Examiner:

Binh C Tat

Int. Cl.
CPC ...
G06F 30/30 (2020.01); G06F 30/327 (2020.01); G06F 119/10 (2020.01); G06F 119/12 (2020.01);
U.S. Cl.
CPC ...
G06F 30/327 (2020.01); G06F 2119/10 (2020.01); G06F 2119/12 (2020.01);
Abstract

A checking method for checking whether a signal in a chip is interference-free, and the checking method includes the following operations: analyzing, by a processor, a netlist file to acquire a first node for outputting the signal in the chip, in which the netlist file is configured to describe a circuit architecture of the chip; searching, by the processor, candidate nodes associated with the signal according to the netlist file and the first node; and determining, by the processor, whether a first candidate node of the candidate nodes is connected to an anti-interference circuit, in order to check whether the signal is interference-free.

Find Patent Forward Citations

Kao, Shu-Yi. (2020). Circuit design system, checking method, and non-transitory computer readable medium thereof (U.S. Patent No. 10783293). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/10783293

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…