logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 10613955 B1

PDFFull Text
Date of Patent:
Apr. 07, 2020

Filed:

Dec. 28, 2017

Platform debug and testing with secured hardware

Applicant:

Intel Corporation, Santa Clara, CA (US);

Inventors:

Lakshminarayana Pappu, Folsom, CA (US);

Navneet Dour, El Dorado Hills, CA (US);

Christopher E. Cox, Placerville, CA (US);

Assignee:

Intel Corporation, Santa Clara, CA (US);

Attorney:

Compass IP Law PC

Primary Examiner:

Volvick Derose

Int. Cl.
CPC ...
G06F 1/26 (2006.01); G06F 11/273 (2006.01); G06F 9/448 (2018.01); G06F 11/27 (2006.01); G06F 11/26 (2006.01); G11C 29/56 (2006.01); G11C 29/02 (2006.01); G06F 1/3203 (2019.01);
U.S. Cl.
CPC ...
G06F 11/2733 (2013.01); G06F 9/4498 (2018.02); G06F 11/26 (2013.01); G06F 11/27 (2013.01); G06F 11/2736 (2013.01); G11C 29/022 (2013.01); G11C 29/56 (2013.01); G06F 1/3203 (2013.01);
Abstract

A system includes test control circuitry in parallel with power control circuitry. The power control circuitry enables a core processor and memory interface drivers responsive to a reset. The test control circuitry can enable the memory interface drivers separately from the core processor to enable testing of the connections to the memory devices. The test control circuitry is triggered separately from the other power control circuitry, and can be protected to allow only secured access for testing.

Find Patent Forward Citations

Pappu, Lakshminarayana. (2020). Platform debug and testing with secured hardware (U.S. Patent No. 10613955). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/10613955

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…