The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
May. 21, 2019

Filed:

Dec. 29, 2017
Applicant:

Intel Corporation, Santa Clara, CA (US);

Inventors:

Doddaballapur N. Jayasimha, Saratoga, CA (US);

Samantika S. Sury, Westford, MA (US);

Christopher J. Hughes, Santa Clara, CA (US);

Jonas Svennebring, Sollentuna, SE;

Yen-Cheng Liu, Portland, OR (US);

Stephen R. Van Doren, Portland, OR (US);

David A. Koufaty, Portland, OR (US);

Assignee:

Intel Corporation, Santa Clara, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 12/0831 (2016.01); G06F 12/0815 (2016.01); G06F 12/0808 (2016.01); G06F 9/30 (2018.01);
U.S. Cl.
CPC ...
G06F 12/0815 (2013.01); G06F 9/30047 (2013.01); G06F 12/0808 (2013.01); G06F 12/0831 (2013.01); G06F 2212/1008 (2013.01); G06F 2212/1021 (2013.01); G06F 2212/608 (2013.01);
Abstract

Disclosed embodiments relate to remote atomic operations (RAO) in multi-socket systems. In one example, a method, performed by a cache control circuit of a requester socket, includes: receiving the RAO instruction from the requester CPU core, determining a home agent in a home socket for the addressed cache line, providing a request for ownership (RFO) of the addressed cache line to the home agent, waiting for the home agent to either invalidate and retrieve a latest copy of the addressed cache line from a cache, or to fetch the addressed cache line from memory, receiving an acknowledgement and the addressed cache line, executing the RAO instruction on the received cache line atomically, subsequently receiving multiple local RAO instructions to the addressed cache line from one or more requester CPU cores, and executing the multiple local RAO instructions on the received cache line independently of the home agent.


Find Patent Forward Citations

Loading…