Takahisa Hiraide

This inventor holds 10 USPTO granted patents. Top assignees: Fujitsu Corporation, Fujitsu Microelectronics Limited. Active years: 1998-2014.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Takahisa Hiraide. Retrieved from https://idiyas.com/inventor/takahisa-hiraide

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 10

% Patents Active = 10.0

Average Co-Inventor Count = 1.4

ph-index = 5

Forward Citations = 67(Granted Patents)

Location History:

Kawasaki, JP (1998 - 2012)
Yokohama, JP (2014)

Company Filing History:

Fujitsu Microelectronics Limited

patents

Years Active: 1998-2014

Loading Chart...

10 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 8644093 - Writing circuit, semiconductor integrated circuit and writing method (2014-02-04),

2. 8166380 - Method and apparatus for identifying paths having appropriate lengths for fault simulation (2012-04-24),

3. 7895492 - Pseudorandom number generator, semiconductor integrated circuit, pseudorandom number generator control apparatus, pseudorandom number generator control method, and computer product (2011-02-22),

4. 7761761 - Semiconductor integrated circuit, test data generating device, LSI test device, and computer product (2010-07-20),

5. 7757138 - Semiconductor integrated circuit, test data generating device, LSI test device, and computer product (2010-07-13),

6. 7734973 - Testing apparatus and testing method for an integrated circuit, and integrated circuit (2010-06-08),

7. 7337379 - Apparatus and method for diagnosing integrated circuit (2008-02-26),

8. 7266746 - Device and method for testing integrated circuit (2007-09-04),

9. 7178078 - Testing apparatus and testing method for an integrated circuit, and integrated circuit (2007-02-13),

10. 5815513 - Test pattern preparation system (1998-09-29),

Title: The Innovations of Takahisa Hiraide

Introduction

Takahisa Hiraide is a prominent inventor based in Kawasaki, Japan. He has made significant contributions to the field of semiconductor technology, holding a total of 10 patents. His work focuses on writing circuits and fault simulation methods, showcasing his expertise in integrated circuit design.

Latest Patents

Hiraide's latest patents include a writing circuit, semiconductor integrated circuit, and writing method. The writing circuit features storage to hold writing data intended for an OTP macro. It includes a controller that applies signals to execute writing and reading operations, along with a comparator to ensure data integrity. If the comparison indicates a match, the process concludes; otherwise, the signals are reapplied. Another notable patent is a method and apparatus for identifying paths with appropriate lengths for fault simulation. This apparatus extracts segments from multiple paths in a target circuit and judges candidate paths for fault simulation based on their lengths.

Career Highlights

Throughout his career, Hiraide has worked with notable companies such as Fujitsu Corporation and Fujitsu Microelectronics Limited. His experience in these organizations has allowed him to develop and refine his innovative ideas in semiconductor technology.

Collaborations

Hiraide has collaborated with talented individuals in the field, including Tatsuru Matsuo and Hitoshi Yamanaka. These partnerships have contributed to the advancement of his projects and patents.

Conclusion

Takahisa Hiraide's contributions to semiconductor technology and his innovative patents highlight his role as a leading inventor in the industry. His work continues to influence advancements in writing circuits and fault simulation methods.

Profile summary based on public USPTO records.

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]