Kyoto, Japan

Masayoshi Koine


Average Co-Inventor Count = 2.0

ph-index = 1

Forward Citations = 41(Granted Patents)


Company Filing History:


Years Active: 1995

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Masayoshi Koine: Innovator in Semiconductor Technology

Introduction

Masayoshi Koine is a prominent inventor based in Kyoto, Japan. He has made significant contributions to the field of semiconductor technology, particularly in the area of wafer testing apparatus. His innovative work has led to the development of a unique solution that enhances the efficiency of semiconductor testing processes.

Latest Patents

Masayoshi Koine holds 1 patent for a semiconductor wafer testing apparatus using intermediate semiconductor. This invention involves the formation of bump electrodes on the bottom surface of an intermediate semiconductor wafer, which correspond to electrode pads of circuit elements on a subject semiconductor wafer. The design includes pickup electrodes and control electrodes on the top surface of the intermediate semiconductor wafer. A switching circuit within the wafer connects selected bump electrodes to the pickup electrodes based on control signals from a tester, facilitating efficient testing.

Career Highlights

Koine is associated with Rohm Co., Ltd., a leading company in the semiconductor industry. His work at Rohm has allowed him to focus on advancing semiconductor technologies and improving testing methodologies. His contributions have been instrumental in enhancing the reliability and performance of semiconductor devices.

Collaborations

Masayoshi Koine has collaborated with Toshifumi Fujii, a fellow innovator in the field. Their partnership has fostered advancements in semiconductor technology and has contributed to the success of their projects.

Conclusion

Masayoshi Koine's innovative work in semiconductor technology exemplifies the impact of dedicated inventors in advancing industry standards. His patent for a semiconductor wafer testing apparatus showcases his commitment to improving testing processes in the semiconductor field.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…