San Francisco, CA, United States of America

Ivan Pavle Radivojevic


Average Co-Inventor Count = 5.0

ph-index = 5

Forward Citations = 57(Granted Patents)


Company Filing History:


Years Active: 2002-2013

Loading Chart...
5 patents (USPTO):Explore Patents

Title: Ivan Pavle Radivojevic: Innovator in Instruction Processing

Introduction

Ivan Pavle Radivojevic is a notable inventor based in San Francisco, CA. He has made significant contributions to the field of instruction processing, holding a total of five patents. His work focuses on optimizing sequences of operations for processors, showcasing his expertise in computer architecture and design.

Latest Patents

One of his latest patents is titled "Symbolic renaming optimization of a trace." This invention discloses a method and apparatus for optimizing a sequence of operations adapted for execution by a processor. The method involves associating each register with a symbolic expression from a set of possible expressions, locating the next operation in the sequence, and processing it based on specific rules. Another significant patent is the "Trace unit," which includes a decoder circuit that decodes a sequence of instructions into a first type of sequence of operations. This innovation generates a second type of sequence based on the first, enhancing the efficiency of instruction processing.

Career Highlights

Throughout his career, Ivan has worked with prominent companies such as Oracle America, Inc. and MIPS Technologies, Inc. His experience in these organizations has allowed him to develop and refine his innovative ideas in the realm of technology.

Collaborations

Ivan has collaborated with notable individuals in the industry, including Richard Win Thaik and John Gregory Favor. These partnerships have contributed to his success and the advancement of his inventions.

Conclusion

Ivan Pavle Radivojevic is a distinguished inventor whose work in instruction processing has led to several impactful patents. His contributions continue to influence the field of computer architecture and design.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…