Taipei, Taiwan

Chi Sheng Lin

USPTO Granted Patents = 1 

Average Co-Inventor Count = 5.0

ph-index = 1

Forward Citations = 6(Granted Patents)


Company Filing History:


Years Active: 2010

Loading Chart...
1 patent (USPTO):Explore Patents

Title: The Innovations of Chi Sheng Lin

Introduction

Chi Sheng Lin is a notable inventor based in Taipei, Taiwan. He has made significant contributions to the field of technology, particularly in the development of edge-missing detector structures. His work has implications for improving the performance of phase-locked loops (PLLs) in various applications.

Latest Patents

Chi Sheng Lin holds a patent for an edge-missing detector structure. This innovative structure includes a first detector, a first delay unit, a first logic gate, a second detector, a second delay unit, and a second logic gate. The design allows for the detection of a first reference signal and a first clock signal, which are then subjected to cycle suppression. This results in the generation of a second reference signal and a second clock signal that present a phase difference of less than 2π. The edge-missing detector structure also generates a compensative current corresponding to the occurrences of cycle suppression, effectively addressing cycle slip problems and enabling fast acquisition of phase lock in PLLs.

Career Highlights

Chi Sheng Lin is affiliated with the National Chip Implementation Center, part of the National Applied Research Laboratories. His work at this institution has allowed him to focus on cutting-edge research and development in semiconductor technology.

Collaborations

Chi Sheng Lin has collaborated with notable colleagues, including Ting Hsu Chien and Chin-Long Wey. These partnerships have contributed to the advancement of technology in their respective fields.

Conclusion

Chi Sheng Lin's innovative contributions, particularly in edge-missing detector structures, highlight his role as a significant inventor in the technology sector. His work continues to influence advancements in phase-locked loop technology and semiconductor applications.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…