Charlestown, MA, United States of America

Amy E Gilfeather


Average Co-Inventor Count = 2.9

ph-index = 2

Forward Citations = 74(Granted Patents)


Company Filing History:


Years Active: 1991-1995

Loading Chart...
2 patents (USPTO):Explore Patents

Title: The Innovative Contributions of Amy E. Gilfeather

Introduction

Amy E. Gilfeather is a notable inventor based in Charlestown, MA (US). She has made significant contributions to the field of technology, particularly in the area of data processing systems. With a total of 2 patents, her work has had a considerable impact on the industry.

Latest Patents

One of her latest patents is titled "Emulation of CISC instructions by RISC instructions using two pipelined." This invention includes an emulator that connects first and second pipelined stages through a bidirectional bus. It executes source instructions typically handled by a different computer in a highly overlapped manner. The first stage features an emulator chip that fetches and decodes each source instruction stored in cache memory, generating vector addresses necessary for execution by the second stage. The second stage comprises a high-performance microprocessor chip with on-chip instruction and data caches for storing emulation subroutines and data fetched during execution. The emulator chip operates in a pipelined fashion, fetching and decoding each source instruction, which generates a vector branch address loaded into the branch vector register. Meanwhile, the microprocessor chip fetches and executes the specified emulation subroutines.

Another significant patent is "Synchronous cache memory system incorporating tie-breaker apparatus for." This invention pertains to a multiprocessor data processing system that connects various processing units, including input/output units, to a common asynchronous bus network for sharing main memory. At least one processing unit features a synchronous private write-through cache memory system, which includes a main directory and data store, along with a bus watcher and a duplicate directory. The bus watcher captures all main memory requests, while the duplicate directory maintains a copy of the cache unit's main directory. The tie-breaker circuits operate independently and autonomously, applying requests to the main and duplicate directories. When conditions arise that could lead to cache incoherency, these circuits initiate uninterrupted cycles within the corresponding cache directories to complete the processing of the request.

Career Highlights

Amy E. Gilfeather is currently employed at Bull Hn Information Systems, Inc., where she continues to innovate and contribute to advancements in technology. Her work has been instrumental in developing systems that enhance data processing capabilities.

Collaborations

Throughout her career, Amy has collaborated with notable colleagues, including George J. Barlow and Steven

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…