The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Apr. 10, 2018

Filed:

Mar. 01, 2017
Applicant:

Nxp Usa, Inc., Austin, TX (US);

Inventor:

Perry H. Pelley, Austin, TX (US);

Assignee:

NXP USA, INC., Austin, TX (US);

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G11C 11/419 (2006.01); G11C 11/417 (2006.01); G11C 11/418 (2006.01); G11C 11/412 (2006.01);
U.S. Cl.
CPC ...
G11C 11/419 (2013.01); G11C 11/412 (2013.01); G11C 11/417 (2013.01); G11C 11/418 (2013.01);
Abstract

A memory circuit includes plurality of bit-cells organized in a column, each bit-cell of the plurality is coupled to a first voltage supply terminal and a second voltage supply terminal. A word-line control circuit is coupled to each bit-cell of the plurality by way of a local bit-line. The word-line control circuit is configured to operatively couple the local bit-line with a global bit-line during a read operation. A first voltage generation circuit is coupled to the first voltage supply terminal. The first voltage generation circuit is configured to provide a first reduced voltage at the first voltage supply terminal during a first write operation. A second voltage generation circuit is coupled to the second voltage supply terminal. The second voltage generation circuit is configured to provide a second reduced voltage at the second voltage supply terminal during the first write operation.


Find Patent Forward Citations

Loading…