The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Aug. 29, 2017

Filed:

Dec. 28, 2012
Applicant:

Intel Corporation, Santa Clara, CA (US);

Inventors:

Rebekah Leslie, Portland, OR (US);

Carlos V. Rozas, Portland, OR (US);

Vincent R. Scarlata, Beaverton, OR (US);

Simon P. Johnson, Beaverton, OR (US);

Uday R. Savagaonkar, Portland, OR (US);

Barry E. Huntley, Hillsboro, OR (US);

Vedvyas Shanbhogue, Austin, TX (US);

Ittai Anati, Haifa, IL;

Francis X. Mckeen, Portland, OR (US);

Michael A. Goldsmith, Lake Oswego, OR (US);

Ilya Alexandrovich, Haifa, IL;

Alex Berenzon, Zikhron Ya'akov, IL;

Wesley H. Smith, Raleigh, NC (US);

Gilbert G. Neiger, Portland, OR (US);

Assignee:

Intel Corporation, Santa Clara, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 12/00 (2006.01); G06F 9/30 (2006.01); G06F 9/44 (2006.01); G06F 12/084 (2016.01); G06F 12/14 (2006.01);
U.S. Cl.
CPC ...
G06F 9/30047 (2013.01); G06F 9/30076 (2013.01); G06F 9/44 (2013.01); G06F 12/084 (2013.01); G06F 12/1483 (2013.01);
Abstract

Embodiments of an invention for memory management in secure enclaves are disclosed. In one embodiment, a processor includes an instruction unit and an execution unit. The instruction unit is to receive a first instruction and a second instruction. The execution unit is to execute the first instruction, wherein execution of the first instruction includes allocating a page in an enclave page cache to a secure enclave. The execution unit is also to execute the second instruction, wherein execution of the second instruction includes confirming the allocation of the page.


Find Patent Forward Citations

Loading…