The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jul. 04, 2017

Filed:

Dec. 23, 2014
Applicant:

Intel Corporation, Santa Clara, CA (US);

Inventors:

Jesus Corbal San Adrian, Hillsboro, OR (US);

Robert N. Hanek, Hollis, NH (US);

Warren E. Ferguson, Beaverton, OR (US);

Taraneh Bahrami, San Jose, CA (US);

Avi A. Tevet, Portland, OR (US);

Dennis R. Bradford, Portland, OR (US);

Michael Ferry, Hillsboro, OR (US);

Jingwei Zhang, Portland, OR (US);

Assignee:

Intel Corporation, Santa Clara, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 7/38 (2006.01); G06F 9/30 (2006.01); G06F 9/38 (2006.01); G06F 9/455 (2006.01);
U.S. Cl.
CPC ...
G06F 9/3001 (2013.01); G06F 9/30014 (2013.01); G06F 9/30076 (2013.01); G06F 9/30145 (2013.01); G06F 9/30181 (2013.01); G06F 9/3861 (2013.01); G06F 9/4552 (2013.01); G06F 9/45525 (2013.01);
Abstract

An apparatus and method for performing a check on inputs to a mathematical instruction and selecting a default sequence efficiently managing the architectural state of a processor. For example, one embodiment of a processor comprises: an arithmetic logic unit (ALU) to perform a plurality of mathematical operations using one or more source operands; instruction check logic to evaluate the source operands for a current mathematical instruction and to determine, based on the evaluation, whether to execute a default sequence of operations including executing the current mathematical instruction by the ALU or to jump to an alternate sequence of operations adapted to provide a result for the mathematical instruction having particular types of source operands more efficiently than the default sequence of operations.


Find Patent Forward Citations

Loading…