Phase interpolator device using dynamic stop and phase code update and method therefor

Abstract

A method and device for dynamically updating a phase interpolator circuit module using an update control circuit module. The method can include providing the phase interpolator with a set of input clock phases to produce a clock signal. The update control module can generate a blanking signal in response to an update signal and apply an update process that stops an old clock output signal after a last clock pulse. The update control module can then update phase select multiplexers for a rising edge integrator and falling edge integrator according to a new phase interpolator code. The update control module can determine a phase jump code and then release the blanking signal during a discharge time interval of the rising edge integrator following a phase jump duration according to the phase jump code. Afterwards, the phase interpolator module can generate the new clock output signal without producing glitches.