The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Nov. 15, 2016

Filed:

Sep. 10, 2015
Applicant:

International Business Machines Corporation, Armonk, NY (US);

Inventors:

Sunit S. Mahajan, Clifton Park, NY (US);

Bachir Dirahoui, Bedford Hills, NY (US);

Richard Wise, Los Gatos, CA (US);

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
H01L 21/3065 (2006.01); H01L 21/768 (2006.01); H01L 21/683 (2006.01); H01L 29/06 (2006.01); H01L 21/31 (2006.01); H01L 21/223 (2006.01);
U.S. Cl.
CPC ...
H01L 21/3065 (2013.01); H01L 21/2236 (2013.01); H01L 21/31 (2013.01); H01L 21/6833 (2013.01); H01L 21/768 (2013.01); H01L 29/0692 (2013.01);
Abstract

A method of reactive ion etching a wafer includes providing a plasma processing tool having a wafer chuck within a chamber and an electrode creating a plasma above the wafer chuck. There is provided on the wafer chuck a semiconductor wafer having a p− layer and an n+ layer. Both p− and n+ layers have exposed peripheral edges during plasma etching to electrically form with the plasma processing tool during plasma etching a diode having an anode comprising the plasma, a cathode comprising the wafer chuck and a gate comprising the n+ layer peripheral edge. The method includes controlling charge flow during plasma etching adjacent the peripheral edge of the n+ layer to reduce charge transport into, within and out of the semiconductor wafer adjacent the n+ layer edge, and reactive ion etching the n+ layer while controlling the charge flow along the edge of the n+ layer.


Find Patent Forward Citations

Loading…