The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Aug. 02, 2016

Filed:

May. 10, 2007
Applicants:

Luca DE Santis, Avezzano, IT;

Maria Luisa Gallese, Avezzano, IT;

Giuliano Gennaro Imondi, Rieti, IT;

Inventors:

Luca De Santis, Avezzano, IT;

Maria Luisa Gallese, Avezzano, IT;

Giuliano Gennaro Imondi, Rieti, IT;

Assignee:

Micron Technology, Inc., Boise, ID (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G11C 16/22 (2006.01); G06F 21/79 (2013.01);
U.S. Cl.
CPC ...
G11C 16/22 (2013.01); G06F 21/79 (2013.01);
Abstract

In one embodiment, a non-volatile memory device includes a plurality of protection bits denoting that an area of memory in the device must be protected from being erased or programmed. The memory device further includes a majority logic circuit for determining the logic state of the majority of the plurality of protection bits. Another embodiment includes a pattern generator for generating the logic levels to be stored in the plurality of protection bits.


Find Patent Forward Citations

Quick Actions:

De Santis, Luca. (2016). Memory area protection system and methods (U.S. Patent No. 9406388). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/9406388

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…