The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jul. 19, 2016

Filed:

Dec. 04, 2012
Applicants:

Fei Qin, Beijing, CN;

Guofeng Xia, Beijing, CN;

Tong an, Beijing, CN;

Wei Wu, Beijing, CN;

Chengyan Liu, Beijing, CN;

Wenhui Zhu, Beijing, CN;

Inventors:

Fei Qin, Beijing, CN;

Guofeng Xia, Beijing, CN;

Tong An, Beijing, CN;

Wei Wu, Beijing, CN;

Chengyan Liu, Beijing, CN;

Wenhui Zhu, Beijing, CN;

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 23/495 (2006.01); H01L 23/00 (2006.01); H01L 21/48 (2006.01); H01L 21/56 (2006.01); H01L 23/14 (2006.01); H01L 23/52 (2006.01); H01L 23/28 (2006.01); H01L 23/498 (2006.01); H01L 23/31 (2006.01); H01L 25/03 (2006.01);
U.S. Cl.
CPC ...
H01L 24/85 (2013.01); H01L 21/4821 (2013.01); H01L 21/4828 (2013.01); H01L 21/56 (2013.01); H01L 23/142 (2013.01); H01L 23/28 (2013.01); H01L 23/3121 (2013.01); H01L 23/49575 (2013.01); H01L 23/49861 (2013.01); H01L 23/52 (2013.01); H01L 24/81 (2013.01); H01L 24/97 (2013.01); H01L 21/561 (2013.01); H01L 23/49544 (2013.01); H01L 24/16 (2013.01); H01L 24/32 (2013.01); H01L 24/48 (2013.01); H01L 24/73 (2013.01); H01L 25/03 (2013.01); H01L 2224/16245 (2013.01); H01L 2224/32245 (2013.01); H01L 2224/48091 (2013.01); H01L 2224/48095 (2013.01); H01L 2224/48227 (2013.01); H01L 2224/73265 (2013.01); H01L 2224/92247 (2013.01); H01L 2224/97 (2013.01); H01L 2924/00014 (2013.01); H01L 2924/171 (2013.01); H01L 2924/181 (2013.01); H01L 2924/3011 (2013.01); H01L 2924/30107 (2013.01);
Abstract

A manufacturing method for Package in Package (PiP) electronic device based on multi-row Quad Flat No-lead (QFN) package is provided wherein the lower surface of plate metallic base material are half-etched to form grooves. Insulation filling material is filled in the half-etched grooves. The upper surface of plate metallic base material is half-etched to form chip pad and multi-row of leads. Encapsulating IC chip for wire bonding, adhesive material, metal wire, chip pad and a plurality of leads to form a multi-row QFN package as an inner package. Flip-chip bonding IC chip with solder bumps on the first metal material layer of leads. Encapsulating IC chip with solder bumps, the multi-row QFN package, adhesive material, and leads to form an array of PiP electronic devices. Sawing and separating the PiP electronic device array, forming PiP electronic device unit.


Find Patent Forward Citations

Loading…