The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Apr. 12, 2016

Filed:

Jan. 08, 2015
Applicant:

Ememory Technology Inc., Hsin-Chu, TW;

Inventors:

Tzu-Neng Lai, Nantou County, TW;

Chih-Hao Huang, Taichung, TW;

Assignee:

eMemory Technology Inc., Hsin-Chu, TW;

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
G11C 7/00 (2006.01); G11C 16/08 (2006.01); G11C 17/16 (2006.01); G11C 17/18 (2006.01); H01L 27/112 (2006.01); G11C 16/10 (2006.01); G11C 16/26 (2006.01); G11C 17/04 (2006.01); G11C 17/08 (2006.01); H01L 23/528 (2006.01); H01L 27/06 (2006.01); H01L 29/10 (2006.01); H01L 29/49 (2006.01); H01L 29/93 (2006.01); H01L 27/115 (2006.01); H03K 3/356 (2006.01); H01L 23/525 (2006.01);
U.S. Cl.
CPC ...
G11C 16/08 (2013.01); G11C 16/10 (2013.01); G11C 16/26 (2013.01); G11C 17/04 (2013.01); G11C 17/08 (2013.01); G11C 17/16 (2013.01); G11C 17/18 (2013.01); H01L 23/528 (2013.01); H01L 27/0629 (2013.01); H01L 27/11206 (2013.01); H01L 27/11524 (2013.01); H01L 29/1079 (2013.01); H01L 29/4916 (2013.01); H01L 29/93 (2013.01); H03K 3/356182 (2013.01); H01L 23/5252 (2013.01);
Abstract

A non-volatile memory includes a memory array, a row decoder, a column decoder, a write buffer and a sensing circuit. The column decoder includes a programming decoder and a reading decoder. The programming decoder is connected with n bit lines of the memory array. The reading decoder is connected with the n bit lines. During a program cycle, a programming control signal set is activated. Consequently, the programming decoder determines a selected memory cell, and a cell current generated by the selected memory cell flows to the write buffer through the programming decoder and a programming data line. During a read cycle, a reading control signal set is activated. Consequently, the reading decoder determines the selected memory cell, and the cell current generated by the selected memory cell flows to the sensing circuit through the reading decoder and a reading data line.


Find Patent Forward Citations

Quick Actions:

Lai, Tzu-Neng. (2016). Non-volatile memory and associated memory array, row decoder, column decoder, write buffer and sensing circuit (U.S. Patent No. 9312009). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/9312009

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…