logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 9218571 B1

PDFFull Text
Date of Patent:
Dec. 22, 2015

Filed:

Jan. 26, 2015

Frequency separation between qubit and chip mode to reduce purcell loss

Applicant:

International Business Machines Corporation, Armonk, NY (US);

Inventors:

David W. Abraham, Croton, NY (US);

Jerry M. Chow, White Plains, NY (US);

Antonio D. Corcoles Gonzalez, Egham, GB;

Jay M. Gambetta, Yorktown Heights, NY (US);

Assignee:

International Business Machines Corporation, Armonk, NY (US);

Attorneys:

Cantor Colburn LLP

Vazken Alexanian

Primary Examiner:

Brett Feeney

Assistant Examiner:

Erik T Peterson

Int. Cl.
CPC ...
H01L 29/06 (2006.01); H01L 29/08 (2006.01); H01L 31/0256 (2006.01); H01L 39/22 (2006.01); H01L 23/48 (2006.01); H01L 27/00 (2006.01); H01L 29/00 (2006.01); H01L 45/00 (2006.01); G06N 99/00 (2010.01); B82Y 10/00 (2011.01); H01L 49/00 (2006.01); H01L 39/24 (2006.01);
U.S. Cl.
CPC ...
G06N 99/002 (2013.01); B82Y 10/00 (2013.01); H01L 39/22 (2013.01); H01L 39/24 (2013.01); H01L 49/006 (2013.01);
Abstract

A system, method, and chip to control Purcell loss are described. The chip includes qubits formed on a first surface of a substrate. The method includes determining frequencies of the qubits, and controlling a separation between the frequencies of the qubits and chip mode frequencies of the chip.

Find Patent Forward Citations

Abraham, David. (2015). Frequency separation between qubit and chip mode to reduce purcell loss (U.S. Patent No. 9218571). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/9218571

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…