logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 9111595 B1

PDFFull Text
Date of Patent:
Aug. 18, 2015

Filed:

May. 29, 2013

Memory device with tracking wordline voltage level circuit and method

Applicant:

Taiwan Semiconductor Manufacturing Co., Ltd., Hsin-Chu, TW;

Inventors:

Yu-Hao Hsu, Tainan, TW;

Ming-Chien Tsai, Kaohsiung, TW;

Chen-Lin Yang, Zhubei, TW;

Assignee:

Taiwan Semiconductor Manufacturing Co., Ltd., Hsin-Chu, TW;

Attorney:

Duane Morris LLP

Primary Examiner:

Richard Elms

Assistant Examiner:

Ajay Ojha

Int. Cl.
CPC ...
G11C 8/08 (2006.01); G11C 7/06 (2006.01); G11C 7/12 (2006.01); G11C 11/419 (2006.01); G11C 29/50 (2006.01); G11C 29/52 (2006.01);
U.S. Cl.
CPC ...
G11C 8/08 (2013.01); G11C 7/06 (2013.01); G11C 7/12 (2013.01); G11C 11/419 (2013.01); G11C 29/50 (2013.01); G11C 29/52 (2013.01);
Abstract

A memory includes a clock generator for providing a first clock signal responsive to a second clock signal and a feedback signal. A feedback loop provides the feedback signal and includes a tracking wordline, a tracking bitline, a tracking bit cell, and a tracking wordline driver for driving the tracking wordline responsive to the first clock signal. The memory includes a tracking wordline level tuner for reducing a voltage level of a tracking wordline signal on the tracking wordline responsive to a weak bit control signal.

Find Patent Forward Citations

Hsu, Yu-Hao. (2015). Memory device with tracking wordline voltage level circuit and method (U.S. Patent No. 9111595). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/9111595

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…