The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Apr. 28, 2015

Filed:

Oct. 18, 2013
Applicant:

Winbond Electronics Corp., Taichung, TW;

Inventor:

Im-Cheol Ha, Hsinchu, TW;

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G11C 16/04 (2006.01); G11C 7/00 (2006.01); G11C 5/06 (2006.01); G11C 16/02 (2006.01); G11C 16/24 (2006.01); G11C 7/02 (2006.01); G11C 7/06 (2006.01); G11C 16/34 (2006.01); G11C 16/26 (2006.01); G11C 7/18 (2006.01); G11C 8/12 (2006.01);
U.S. Cl.
CPC ...
G11C 16/3427 (2013.01); G11C 16/24 (2013.01); G11C 2207/002 (2013.01); G11C 16/26 (2013.01); G11C 7/18 (2013.01); G11C 16/0433 (2013.01); G11C 8/12 (2013.01);
Abstract

A memory device includes a memory cell array and a column decoder. The memory cell array includes a plurality of even local bit lines and a plurality of odd local bit lines. The column decoder includes a plurality of even pass transistors and a plurality of odd pass transistors. Each of the even pass transistors has a, control terminal coupled to a respective one of a plurality of even selection lines, a first terminal coupled to a respective one of the even local bit lines, and a second terminal coupled to an even global bit line. Each of the odd pass transistors has a control terminal coupled to a respective one of a plurality of odd selection lines, a first terminal coupled to a respective one of the odd local bit lines, and a second terminal coupled to an odd global bit line.


Find Patent Forward Citations

Loading…