The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 9015436 B1

PDF
Full Text
Expired
Date of Patent:
Apr. 21, 2015

Filed:

Aug. 22, 2011
Applicant:

Pik Shen Chee, Penang, MY;

Inventor:

Pik Shen Chee, Penang, MY;

Assignee:

Intel Corporation, Santa Clara, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F 12/00 (2006.01); G06F 9/52 (2006.01);
U.S. Cl.
CPC ...
G06F 9/526 (2013.01);
Abstract

In one embodiment, the present invention includes a method for receiving a lock message for an address in a processor from a quiesce master of a system. This lock message indicates that a requester agent of the system is to enter a locking phase with respect to the address. Responsive to receipt of this message, logic of the processor can write an entry in a tracking buffer of the processor for the address and thereafter allow a transaction to be sent from the processor via an interconnect if an address of the transaction does not match any address stored in the tracking buffer. Other embodiments are described and claimed.


Find Patent Forward Citations

Quick Actions:

Chee, Pik. (2015). Performing an atomic operation without quiescing an interconnect structure (U.S. Patent No. 9015436). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/9015436

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…