Memory controller with reconfigurable hardware

Abstract

Memory controller concepts are disclosed in which hardware resources of a memory controller can be re-used or re-configured to accommodate various different memory configurations. The memory configuration may be stored in mode register bits (), settable by a host or operating system. By re-configuring or reallocating certain resources of a memory controller, for example command logic blocks (A, B, C, D in FIG.A), a single controller design can be used to interface efficiently with a variety of different memory components. Command logic blocks that support N×M memory ranks, for example, can be reconfigured to support N ranks and M threads for multi-threaded memories (FIG.A). Data buffer () depth can be extended by reconfiguring the buffers responsive to the mode register bits (). Request buffers can be shared across command logic blocks, for example to increase the request buffer depth (FIG.A). Unused circuits can be powered down to save power consumption (FIG.A).