The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Nov. 11, 2014

Filed:

Jun. 05, 2012
Applicants:

Radu Zlatanovici, Oakland, CA (US);

Christoph Albrecht, Berkeley, CA (US);

Saurabh Kumar Tiwary, Berkeley, CA (US);

Inventors:

Radu Zlatanovici, Oakland, CA (US);

Christoph Albrecht, Berkeley, CA (US);

Saurabh Kumar Tiwary, Berkeley, CA (US);

Assignee:

Cadence Design Systems, Inc., San Jose, CA (US);

Attorneys:
Primary Examiner:
Int. Cl.
CPC ...
G06F 17/50 (2006.01);
U.S. Cl.
CPC ...
G06F 17/5081 (2013.01); G06F 17/5077 (2013.01); G06F 17/505 (2013.01); G06F 17/5072 (2013.01);
Abstract

In one embodiment of the invention, a method for designing an integrated circuit is disclosed. The method includes automatically partitioning clock sinks of an integrated circuit design into a plurality of partitions; automatically synthesizing a clock tree from a master clock generator into the plurality of partitions to minimize local clock skew within each of the plurality of partitions; and automatically synthesizing clock de-skew circuitry into each of the plurality of partitions to control clock skew between neighboring partitions.


Find Patent Forward Citations

Loading…