The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Sep. 09, 2014
Filed:
Mar. 14, 2013
Tower Semiconductor Ltd., Migdal Haemek, IL;
Yissum Research Development Company of the Hebrew University of Jerusalem Ltd., Jerusalem, IL;
Yakov Roizin, Afula, IL;
Evgeny Pikhay, Haifa, IL;
Irit Chen-Zamero, Haifa, IL;
Ora Eli, Afula, IL;
Micha Asscher, Jerusalem, IL;
Amir Saar, Jersualem, IL;
Tower Semiconductor Ltd., Migdal Haemek, IL;
Yissum Research Development Company of the Hebrew University of Jerusalem Ltd., Jerusalem, IL;
Abstract
Photovoltaic devices are produced using a minimally modified standard process flow by forming lateral P-I-N light-sensitive diodes on silicon islands that are isolated laterally by trenches performed by RIE, and from an underlying support substrate by porous silicon regions. P+ and N+ doped regions are formed in a P− epitaxial layer, trenches are etched through the epitaxial layer into a P+ substrate, a protective layer (e.g., SiN) is formed on the trench walls, and then porous silicon is formed (e.g., using HF solution) in the trenches that grows laterally through the P+ substrate and merges under the island. The method is either utilized to form low-cost embedded photovoltaic arrays on CMOS IC devices, or the devices are separated from the P+ substrate by etching through the porous silicon to produce low-cost, high voltage solar arrays for solar energy sources, e.g., solar concentrators.