The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Jul. 16, 2013
Filed:
Nov. 01, 2011
Viktor Markov, Sunnyvale, CA (US);
Jong-won Yoo, Cupertino, CA (US);
Hung Quoc Nguyen, Fremont, CA (US);
Alexander Kotov, Sunnyvale, CA (US);
Viktor Markov, Sunnyvale, CA (US);
Jong-Won Yoo, Cupertino, CA (US);
Hung Quoc Nguyen, Fremont, CA (US);
Alexander Kotov, Sunnyvale, CA (US);
Silicon Storage Technology, Inc., San Jose, CA (US);
Abstract
A non-volatile memory cell includes first and second regions and a channel region therebetween, a word line gate over a first portion of the channel region, a floating gate over another portion of the channel region and adjacent to the word line gate, a coupling gate over the floating gate, and an erase gate adjacent to the floating gate on an opposite side to the word line gate and over the second region. Programming the memory cell includes applying a first positive voltage to the word line gate, applying a voltage differential between the first and second regions, applying a second positive voltage to the coupling gate (where the voltages and the voltage differential are applied substantially at the same time), and applying a third positive voltage to the erase gate after a period of delay from the application of the first and second positive voltages and the voltage differential.