The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
May. 21, 2013

Filed:

May. 03, 2012
Applicants:

Joel Landry, Colorado Springs, CO (US);

Jonathan Greene, Palo Alto, CA (US);

William C. Plants, Campbell, CA (US);

Wenyi Feng, Sunnyvale, CA (US);

Inventors:

Joel Landry, Colorado Springs, CO (US);

Jonathan Greene, Palo Alto, CA (US);

William C. Plants, Campbell, CA (US);

Wenyi Feng, Sunnyvale, CA (US);

Assignee:

Actel Corporation, San Jose, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H03K 19/177 (2006.01);
U.S. Cl.
CPC ...
Abstract

A random access memory circuit adapted for use in a field programmable gate array integrated circuit device is disclosed. The FPGA has a programmable array with logic modules and routing interconnects programmably coupleable to the logic modules and the RAM circuit. The RAM circuit has three ports: a first readable port, a second readable port, and a writeable port. The read ports may be programmably synchronous or asynchronous and have a programmably bypassable output pipeline register. The RAM circuit is especially well adapted for implementing register files. A novel interconnect method is also described.


Find Patent Forward Citations

Loading…