The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jan. 22, 2013

Filed:

Jun. 09, 2011
Applicants:

Yoshitaka Sasaki, Santa Clara, CA (US);

Hiroyuki Ito, Milpitas, CA (US);

Hiroshi Ikejima, Hong Kong, CN;

Atsushi Iijima, Hong Kong, CN;

Inventors:

Yoshitaka Sasaki, Santa Clara, CA (US);

Hiroyuki Ito, Milpitas, CA (US);

Hiroshi Ikejima, Hong Kong, CN;

Atsushi Iijima, Hong Kong, CN;

Assignees:

Headway Technologies, Inc., Milpitas, unknown;

SAE Magnetics (H.K.) Ltd., Hong Kong, CN;

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 23/48 (2006.01); H01L 23/52 (2006.01); H01L 29/40 (2006.01);
U.S. Cl.
CPC ...
Abstract

A layered chip package includes a main body and wiring. The main body includes: a main part having a top surface and a bottom surface and including three or more layer portions stacked on one another; a plurality of first terminals disposed on the top surface of the main part; and a plurality of second terminals disposed on the bottom surface of the main part. Each layer portion includes a semiconductor chip having first and second surfaces, and a plurality of electrodes electrically connected to the wiring. The plurality of electrodes are disposed on a side of the first surface of the semiconductor chip. A first layer portion located closest to the top surface of the main part and a second layer portion located closest to the bottom surface of the main part are arranged so that the second surfaces of their respective semiconductor chips face toward each other. The plurality of first terminals are formed by using the plurality of electrodes of the first layer portion. The plurality of second terminals are formed by using the plurality of electrodes of the second layer portion.


Find Patent Forward Citations

Loading…