Method and apparatus for high voltage operation for a high performance semiconductor memory device

Abstract

A method and apparatus are provided for high performance, high voltage memory operations on selected memory cells () of a semiconductor memory device (). A high voltage generator () during program or erase operations provides a continuous high voltage level () on selected word lines () and maintains a continuous high voltage level supply to a bit line decoder () which sequentially provides the high voltage level () to a first portion of bit lines () and discharges () those bit lines () before providing the high voltage level to a second portion (). For additional improvements to program operations, the high voltage generator () decouples high voltages provided to the word lines () and the bit lines () by providing a current flow control device () therebetween and provides a boosting voltage at a time () to overcome a voltage level drop () resulting from a capacitor load associated with selected bit lines () and/or the bit line decoder () precharges () a second portion of the bit lines () while providing a high voltage level to a first portion to program () a first portion of memory cells (). For improvements to read operations, whether dynamic reference cells () are blank is determined by providing non-identically regulated high voltage levels from a first voltage source () to the dynamic reference cells () and from a second voltage source () to static reference cells () and, if the dynamic reference cells () are not blank, reads selected memory cells () by providing identically regulated high voltage levels to the selected memory cells (), the dynamic reference cells () and the static reference cells ().