Power semiconductor devices

Abstract

A vertical insulated gate field effect power transistor () has a plurality of parallel transistor cells (TC) with a peripheral gate structure (G, G) at the boundary between each two transistor cells (TC). The gate structure (G, G) comprises first (G) and second (G) gates isolated from each other so as to be independently operable. The first gate (G) is a trench-gate (), and the second gate (G) has at least an insulated planar gate portion (). Simultaneous operation of the first (G) and second (G) gates forms a conduction channel () between source () and drain () regions of the device (). The device () has on-state resistance approaching that of a trench-gate device, better switching performance than a DMOS device, and a better safe operating area than a trench-gate device. The device () may be a high side power transistor is series with a low side power transistor () in a circuit arrangement () (FIG.) for supplying a regulated output voltage. The device () may also be a switch in a circuit arrangement () (FIG.) for supplying current to a load (L). These circuit arrangements () include a terminal (Vcc, V) for applying a supplied fixed potential to an electrode (G) for the first gates (G) and a gate driver circuit () for applying modulating potential to an electrode (G) for the second gates (G).