Memory with a memory cell comprising a mos transistor with an isolated body and method of accessing

Abstract

A dynamic random access memory (DRAM) including memory cells distributed in rows and in columns, each memory cell comprising a MOS transistor with a floating body, the memory comprising circuitry for writing a datum into a determined (i.e. selected) memory cell belonging to a determined (i.e. selected) row and to a determined (i.e. selected) column, wherein the write circuitry comprises circuitry capable of bringing the drains of the memory cells of the determined column to a voltage V; circuitry capable of bringing the sources of the memory cells of the determined row to a voltage V; and circuitry capable of bringing the drains of the memory cells of the columns other than the determined column and the sources of the memory cells of the rows other than the determined row to a voltage V, voltages V, V, and Vbeing such that |V−V|>|V−V| and (V−V)×(V−V)>0.