The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Dec. 12, 2006
Filed:
Dec. 15, 2003
Hieu Van Tran, San Jose, CA (US);
Hung Q. Nguyen, Fremont, CA (US);
Amitay Levi, Cupertino, CA (US);
Isao Nojima, Los Altos, CA (US);
Hieu Van Tran, San Jose, CA (US);
Hung Q. Nguyen, Fremont, CA (US);
Amitay Levi, Cupertino, CA (US);
Isao Nojima, Los Altos, CA (US);
Silicon Storage Technology, Inc., Sunnyvale, CA (US);
Abstract
A memory comprises a plurality of digital multilevel memory cells. A window of valid data voltages for accessing the said plurality of digital multilevel memory cells is detected. The window may be detected by incrementing a first programming voltage to program data in the plurality of memory cells and verifying whether the data in at least one of said plurality of memory cells is properly programmed. The incrementing and verifying may be repeated until data is verified to be properly programmed in one of said plurality of memory cells. The data in each memory cell of said plurality of memory cells is verified. The verification may be by incrementing a second programming voltage, and verifying whether data in each memory cell is properly programmed within a margin. The incrementing and verifying is repeated for each memory cell outside of the margin.