The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 7144756 B1

PDF
Full Text
Expired
Date of Patent:
Dec. 05, 2006

Filed:

May. 10, 2005
Applicants:

Wen-chou Vincent Wang, Cupertino, CA (US);

Donald S. Fritz, San Jose, CA (US);

Yuan LI, Sunnyvale, CA (US);

Inventors:

Wen-Chou Vincent Wang, Cupertino, CA (US);

Donald S. Fritz, San Jose, CA (US);

Yuan Li, Sunnyvale, CA (US);

Assignee:

Altera Corporation, San Jose, CA (US);

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H01I 21/44 (2006.01);
U.S. Cl.
CPC ...
Abstract

Provided are a semiconductor low-K Si die flip chip package with warpage control and fabrication methods for such packages. The packages include heat spreaders that are attached to the low-K Si die and packaging substrate. In general, the modulus of the thermal interface material, which is used to attach the heat spreader to the low-K Si die, is selected as high as possible relative to other commercially available thermal interface materials. On the other hand, the modulus of the adhesive, which is used to attach the heat spreader via an optional stiffener to the substrate, is selected as low as possible relative to other commercially available adhesives. The result is a package with less bowing and so improved co-planarity (in compliance with industry specifications) with the surface to which it is ultimately bound. Moreover, the low-K Si die and package reliabilities are thereby enhanced.


Find Patent Forward Citations

Wang, Wen-Chou. (2006). Structure and material for assembling a low-k si die to achieve a low warpage and industrial grade reliability flip chip package with organic substrate (U.S. Patent No. 7144756). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/7144756

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…