The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Oct. 04, 2005

Filed:

Oct. 07, 2002
Applicants:

Shail Aditya Gupta, Sunnyvale, CA (US);

Anita B. Rau, Los Altos, CA (US);

Mukund Sivaraman, Mountain View, CA (US);

Darren C. Conquist, San Francisco, CA (US);

Robert S. Schreiber, Palo Alto, CA (US);

Michael S. Schlansker, Los Altos, CA (US);

Inventors:

Shail Aditya Gupta, Sunnyvale, CA (US);

Anita B. Rau, Los Altos, CA (US);

Mukund Sivaraman, Mountain View, CA (US);

Darren C. Conquist, San Francisco, CA (US);

Robert S. Schreiber, Palo Alto, CA (US);

Michael S. Schlansker, Los Altos, CA (US);

Assignee:
Attorney:
Primary Examiner:
Int. Cl.
CPC ...
G06F017/50 ;
U.S. Cl.
CPC ...
Abstract

A technique for synthesizing digital circuit designs by incorporating timing convergence and routability considerations. In one aspect, the invention provides a system and programmatic method for generating a circuit design from a functional specification according to at least one design objective. An intermediate representation of the functional specification is formed. The intermediate representation is analyzed for identifying a physical instantiation that will possibly result in unacceptable interconnect delay or congestion. Functional units are allocated from among a plurality of candidate functional units for performing operations of the intermediate representation. Operations are scheduled to occur at specified times on said selected functional units. An architectural representation of the circuit design is formed according to results of scheduling.


Find Patent Forward Citations

Loading…