The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 6933197 B1

PDF
Full Text
Expired
Date of Patent:
Aug. 23, 2005

Filed:

Jun. 07, 2001
Applicant:

Izuo Iida, Tochigi, JP;

Inventor:

Izuo Iida, Tochigi, JP;

Assignee:
Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H01L021/336 ;
U.S. Cl.
CPC ...
Abstract

A non-volatile memory cell and a high voltage MOS transistor on the same semiconductor chip without changing the characteristic of the non-volatile memory cell. A gate insulating film of a MOS transistor is formed using the steps of forming an oxide filmformed on a floating gateof a split-gate type non-volatile memory cell and of forming a tunneling insulating filmformed on the floating gateand the oxide film. The gate insulating filmof the MOS transistor is formed by a stacked layer of the oxide filmand tunneling insulating film. Thus, the quantity of heat treatment in the entire production process undergoes no change, and the optimized characteristic of the non-volatile memory undergoes no change.


Find Patent Forward Citations

Iida, Izuo. (2005). Method of manufacturing semiconductor device (U.S. Patent No. 6933197). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/6933197

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…