logo

For the Inventor, By the Inventor

The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 6877022 B1

PDFFull Text
Date of Patent:
Apr. 05, 2005

Filed:

Sep. 20, 2001

Booth encoding circuit for a multiplier of a multiply-accumulate module

Applicants:

Yutaka Toyonoh, Ibaraki, JP;

Yasumasa Ikezaki, Ibaraki, JP;

Inventors:

Yutaka Toyonoh, Ibaraki, JP;

Yasumasa Ikezaki, Ibaraki, JP;

Assignee:

Texas Instruments Incorporated, Dallas, TX (US);

Attorneys:

Robert D. Marshall, Jr.

W. James Brady, III

Frederick J. Telecky, Jr.

Primary Examiner:

Kakali Chaki

Assistant Examiner:

Chat Do

Int. Cl.
CPC ...
G06F007/52 ;
U.S. Cl.
CPC ...
Abstract

A Booth encoding circuit includes a plurality of cells (), in which at least one of the cells () includes a plurality of inputs. The cell also includes a first plurality of transistors () receiving at least one input and forming a NAND logic stage. The cell further includes a second plurality of transistors () receiving at least one input and forming an OR logic stage. The cell also includes a first output inverter () connected to at least one of the second plurality of transistors (), and a first switching () connected to at least one of the first plurality of transistors (). The cell further includes a second switching () connected to the first output inverter (), and a second output inverter () connected to the first switching () and the second switching ().

Find Patent Forward Citations

Toyonoh, Yutaka. (2005). Booth encoding circuit for a multiplier of a multiply-accumulate module (U.S. Patent No. 6877022). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/6877022

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…