The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Patent No.:

US 6842791 B1

PDF
Full Text
Expired
Date of Patent:
Jan. 11, 2005

Filed:

Mar. 20, 2002
Applicants:

Muraleedhara H. Navada, Santa Clara, CA (US);

Sreenath Kurupati, Santa Clara, CA (US);

Inventors:

Muraleedhara H. Navada, Santa Clara, CA (US);

Sreenath Kurupati, Santa Clara, CA (US);

Assignee:

Intel Corporation, Santa Clara, CA (US);

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G06F 1300 ;
U.S. Cl.
CPC ...
Abstract

A technique for decreasing VLAN lookup times in hardware-based packet switches by emulating the functionality of a content addressable memory (CAM) with software and random access memories (RAM). The decrease in lookup time is achieved by using content from the data packet to index directly into a table that stores forwarding information. Since the forwarding information is addressed directly by content from the packet, the need to spend time and resources sorting through the table of forwarding information with a key search is eliminated.


Find Patent Forward Citations

Navada, Muraleedhara. (2005). Method and apparatus for memory efficient fast vlan lookups and inserts in hardware-based packet switches (U.S. Patent No. 6842791). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/6842791

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Loading…