The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.
The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.
Patent No.:
Date of Patent:
Mar. 02, 2004
Filed:
May. 15, 2002
Applicant:
Inventor:
Tao-Ping Wang, Hsinchu, TW;
Assignee:
Taiwan Semiconductor Manufacturing Company, Hsin-Chu, TW;
Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
G11C 1/604 ;
U.S. Cl.
CPC ...
G11C 1/604 ;
Abstract
A reset circuit in a memory device applies a reset to the global X-address latch and the local X-address latch. This resets those latches and effectively de-addresses all word lines prior to application of the next address. This eliminates any overlap of main word line signals between successive addresses thereby eliminating a possible glitch that would cause simultaneous word line addressing and potentially a memory read or write error. By terminating the addressing, the address cycle time may be reduced.
Quick Actions:
Wang, Tao-Ping. (2004). Pre-decoder for glitch free word line addressing in a memory device (U.S. Patent No. 6700822). U.S. Patent and Trademark Office. https://idiyas.com/patent/badge/6700822
Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile